

# Adaptive Locks: Combining Transactions and Locks for Efficient Concurrency

Takayuki Usui  
Computer and Information Science  
University of Oregon  
Eugene, OR 97403  
takayuki@cs.uoregon.edu

Yannis Smaragdakis  
Computer Science  
University of Massachusetts  
Amherst, MA 01003  
yannis@cs.umass.edu

Reimer Behrends  
Computer and Information Science  
University of Oregon  
Eugene, OR 97403  
behrends@gmail.com

## Abstract

*Transactional memory is being advanced as an alternative to traditional lock-based synchronization for concurrent programming. Transactional memory simplifies the programming model and maximizes concurrency. At the same time, transactions can suffer from interference that causes them to often abort, from heavy overheads for memory accesses, and from expressiveness limitations (e.g., for I/O operations). In this paper we propose an adaptive locking technique that dynamically observes whether a critical section would be best executed transactionally or while holding a mutex lock. The critical new elements of our approach include the adaptivity logic and cost-benefit analysis, a low-overhead implementation of statistics collection and adaptive locking in a full C compiler, and an exposition of the effects on the programming model. In experiments with both micro- and macro-benchmarks we found adaptive locks to consistently match or outperform the better of the two component mechanisms (mutexes or transactions). Compared to either mechanism alone, adaptive locks often provide 3-to-10x speedups. Additionally, adaptive locks simplify the programming model by reducing the need for fine-grained locking: with adaptive locks, the programmer can specify coarse-grained locking annotations and often achieve fine-grained locking performance due to the transactional memory mechanisms.*

## 1 Introduction

Multi-core processors are turning shared-memory parallelism into the default model of computation for mainstream software development. Although there are ways to take advantage of such parallelism through different high-level paradigms (e.g., stream processing [13] or message passing [1]) explicit multi-threading remains the most direct way to program parallel systems and its importance is undoubted for years to come.

In the multi-threaded programming world, interference between threads is a major issue and results in hard-to-trace defects such as race conditions or deadlocks. Traditionally, programmers have coordinated threads using variants of *monitor-style* programming: a programming style based on the dual abstractions of mutual-exclusion (*mutex*) locks, and condition variables. Mutexes are the main workhorse of the approach, with code instructions that designate when a thread tries to acquire a specific lock and when it releases it.

In recent years, an alternative model has been proposed for thread coordination. *Transactional memory* (TM) replaces mutexes and condition variables with “atomic” blocks of code, that are meant to execute as

if all other threads had stopped running during the execution of the atomic block. Transactional memory has intrigued both software and hardware designers, and many major processor manufacturers have already announced support for TM in upcoming architectures. The advantage of TM is twofold: First, it offers a higher-level programming model by obviating the need for stating which locks to acquire. This means that code is more composable: Callers do not need to know which locks their callees hold, and writing code does not require global knowledge of which locks are used by possibly interfering threads. The possibility of low-level deadlock is also avoided, as there is no potential for the programmer to erroneously specify circular lock dependencies. Furthermore, TM does not require fine-grained delineation of critical sections in order to achieve high concurrency. Most transactional memory implementations allow threads to proceed unless they interfere on the same shared memory data. In contrast, mutex locks conservatively prevent threads from proceeding if they need to acquire the same lock, even if the threads never actually access the same data.

The TM approach is not free of disadvantages, however. Transactions eliminate deadlock, but replace it with a higher probability of livelock or slower progress: Interfering threads can cause each other’s transactions to abort and retry. Furthermore, when transactions are implemented in software they can suffer from high overheads during the execution of atomic blocks: Every shared memory read and write operation needs to be trapped and treated specially by the TM runtime system. Finally, transactions cannot easily support irreversible operations, such as I/O, despite several proposals in this direction [3, 4, 16, 36].

In this paper, we present *adaptive locks*: a synchronization mechanism combining locks and transactions for best performance. In our approach, the programmer specifies critical sections, which can be executed either with mutual exclusion or atomically as transactions. For instance a critical section

```
atomic (ll) { ... }
```

is equivalent to either

```
atomic { ... }
```

(when the system executes in *transaction mode*) or

```
lock(ll); ... unlock(ll);
```

(when the system executes in *mutex mode*). At any point in time, all critical sections that use the same lock, ll, have to execute in the same mode.

The decision to execute in mutex mode or in transaction mode depends on the observed behavior of the critical section, namely on the *nominal contention* (how many threads are blocked on the lock when in mutex mode), the *actual contention* (how many times each transaction retries when in transaction mode), and the *transactional overhead* (how much slower is the critical section when in transaction mode compared to mutex mode). Our adaptive locks compute these three factors dynamically during the program’s execution and combine them for an accurate cost-benefit analysis, as described in Section 2. We present techniques for performing this computation highly efficiently. The overall adaptive lock implementation imposes very low overhead compared to either a regular mutex lock or a transaction, as described in Section 3.

Although our work treats mutex locks and transactions as dynamically interchangeable, the two concepts are not always semantically equivalent [2, 15, 25, 37]. Indeed our implementation employs a high-performance STM library (TL2 by Dice et al. [7]) that does exhibit semantic differences from locks. In Section 4 we define a high-level correctness criterion based on the well-known *lockset* concept [34] for concurrent programs. Every program that satisfies this correctness criterion behaves identically under both locks and transactions—e.g., it can use adaptive locks as a transparent replacement of standard mutex locks.

Our work’s three closest relatives in the research literature are Rajwar and Goodman’s *lock elision* [31], Welc et al.’s *transactional monitors* [39], and Smaragdakis et al.’s *non-blocking locks* [37]. (There is more work that is related at the conceptual level—e.g., in database transactions—and we discuss this in Section 6.) Lock elision is a hardware technique for (effectively) implementing locks as low-level transactions, but with no clear cost-benefit model, as the one we introduce. Welc et al.’s transactional monitors implement locks optimistically as soon as the monitor encounters contention. Again, there is no dynamic cost-benefit model for the two modes of execution, or a possibility of reverting back to locks if the TM mechanism turns out to be inefficient. Welc et al. acknowledge the need for more adaptive solutions, which our work provides. Finally, the non-blocking locks of Smaragdakis et al. are the inspiration for our adaptive locks. Our work realizes the promise of the Smaragdakis et al. position paper, with a very-low-overhead implementation and accurate dynamic estimation of factors previously considered constants (e.g., transactional overhead), in a full-fledged C compiler. Overall, our concrete contributions are as follows:

- We present a highly efficient and effective implementation of the concept of adaptive locks. Our adaptive locks keep precise statistics on the behavior of the program, while introducing very low overhead: acquiring an adaptive lock is practically no more costly than acquiring a mutex lock. We describe the optimizations responsible for our mechanism’s efficiency—e.g., trading some inaccuracy in our statistics in exchange for shortening the critical path of lock acquisition and avoiding bottlenecks. Our implementation is in the form of a full C compiler, based on the CIL framework [29], and is freely available for download (making it one of the most mature open-source platforms for TM research).
- We define conditions under which transactional and mutex-based execution of critical sections yields equivalent behavior (or, equivalently, our adaptive locks can be used as a transparent replacement of mutex locks). The conditions are easily checked by numerous past static and dynamic analyses for race detection.
- We evaluate adaptive locks with several micro- and macro-benchmarks. Our evaluation shows that adaptive locks combine the performance benefits of mutex locks and transactions. In every case, the performance of adaptive locks closely matches the performance of the better of the two component mechanisms. This allows adaptive locks to achieve the highest possible performance not just for different applications, but also for different configurations of the same application (e.g., 3x faster than TM for 2 processors, 3x faster than mutex locks for 64 processors). Compared to either mutex locks or transactions alone, adaptive locks routinely achieve order-of-magnitude performance improvements by emulating the performance of the complementary mechanism. Adaptive locks occasionally outperform both component mechanisms at the same time, by up to 50%, due to the varied contention behavior of different application phases.

Based on the benefits observed in our evaluation, we argue that adaptive locks are *more than an implementation optimization for lock-based critical sections*. We believe that adaptive locks significantly change the programming model for concurrency. In several cases, adaptive locks allow the programmer to concentrate only on *coarse-grained* locking approaches, instead of trying to achieve more performance by introducing error-prone *fine-grained* locks. The performance of fine-grained locks is then recovered automatically by employing the transactional memory mechanism when appropriate. All our benchmark measurements achieve performance improvements without any fine-grained lock annotations.

## 2 Design and Adaptivity Logic

We next discuss the concept of adaptive locks, as well as the cost-benefit logic that the locks implement in order to choose their optimal execution mode.

## 2.1 Programming with Adaptive Locks

Adaptive locks introduce syntax for a labeled atomic section. This is a block structured construct, headed by the keyword `atomic` with a label indicating which adaptive lock protects the code statement (usually a block statement) that follows. By convention, in this paper (as well as in our implementation) adaptive locks are declared as instances of type `al_t`, e.g.:

```
al_t lock1; ...
atomic (lock1) {
    ... // critical section
}
```

The programmer is responsible for ensuring that the lock labels are “correct”—i.e., that the program will work correctly if all instances of `atomic(<lckLbl>)` are replaced by a regular mutex, `Lock(<lckLbl>)`. (We assume a block-structured mutex lock, with an unlock performed at the end of the block.)

This condition is necessary but not sufficient: the programmer also has the obligation to ensure that the program is equally correct if all lock labels are dropped and all critical sections `atomic(<lckLbl>)<stmt>` execute as transactions, `atomic <stmt>`, in a conventional TM system (e.g., [17, 18, 35]). The reason is that transactions have subtly different behavior from mutex locks. We will discuss this topic in Section 4, where we also offer a general condition for the semantic equivalence of transactions and mutexes.

The adaptive lock implementation is, thus, free to execute the critical section it protects either as a transaction or as a critical section protected by a mutex lock. As mentioned in the Introduction, we say that the adaptive lock is in *transaction mode* or in *mutex mode*, respectively. All critical sections associated with the same adaptive lock have to execute in the same mode at a given time. If a thread tries to acquire an adaptive lock and decides it wants to execute in a different mode than the current one, it marks the adaptive lock “in-transition” and waits until all current critical sections executing with this lock finish. (Clearly, there is more than one critical section executing only if the adaptive lock is in transaction mode.) While the lock is in-transition, no further mode switching decisions can be made. Furthermore, in the case of lock nesting, the mode of a nested adaptive lock cannot differ from the mode of a surrounding lock.

The reasons for switching the mode of an adaptive lock are either correctness- or performance-related. In the former case, if the lock is executing in transaction mode and an irreversible operation is called (e.g., I/O) the (outermost) critical section restarts in mutex mode. The latter case captures the heuristic at the core of adaptive locks, for deciding when to switch modes in order to improve performance.

## 2.2 Cost-Benefit Analysis

The main reason for executing an adaptive lock in transaction mode is that mutex locks can exhibit *false exclusion* [33]. A single mutex lock is commonly used to protect a large amount of shared data—an approach known as *coarse grained locking*. In this way, multiple threads are blocked from accessing the data, even in cases when they would not really conflict. Programmers use coarse grained locking because it is often far easier than trying to correctly associate locks with smaller amounts of data. Several domains and data structures (e.g., red-black trees) are notoriously difficult to code with a fine-grained locking discipline.

Therefore, the performance benefit of transactions is due to higher concurrency: More threads can execute the same critical section with transactions than with mutexes. Assuming that separate processors exist to run these threads, a net performance increase (speedup equal to the level of concurrency) can result.

At the same time, executing an adaptive lock in transaction mode incurs high overheads when there is true contention on the data. In this case, different threads interfere with each other, preventing the successful

commit of transactions. Therefore, transactions have to retry multiple times before they successfully commit, and the result is slower progress, or even livelock. The problem is solved when switching to mutex mode because the thread “reserves” the right to run up-front, thus making progress without interference.

A second factor hindering the performance of transaction mode is that, in pure-software TM, there is typically a high overhead associated with executing a critical section transactionally. *Software transactional memory (STM)* systems need to perform logging actions on each read or write operation of shared memory data. Depending on the design of the STM, the logged values are either used to update shared memory on transaction commit (*redo-logging*), or to revert shared memory to its previous state on transaction abort (*undo-logging*).<sup>1</sup> The need for logging actions imposes a heavy overhead on shared memory operations and often slows down transaction mode execution of critical sections by a significant factor (e.g., 2-8x).

We, thus, see that the adaptive lock analysis of whether to execute in transaction mode or mutex mode has to take into account three factors:

- *Nominal contention (c)*: the number of threads contending for the lock. This quantifies the *benefit* of executing in transaction mode instead of mutex mode. The quantity can be measured by keeping a counter of how many threads are blocked on the lock when in mutex mode. When in transaction mode,  $c$  is equal the number of threads currently executing the critical section.
- *Actual contention (a)*: the number of times a transaction needs to retry. This quantifies the contention by other threads on the actual data the critical section tries to access. The quantity is a multiplicative factor in the *cost* of executing the critical section in transaction mode.
- *Transactional overhead (o)*: the slowdown factor due to transactional execution, because of the need to trap shared memory reads and writes. This is a multiplicative factor in the *cost* of transaction mode.

Thus, the cost-benefit analysis of adaptive locks is based on the inequality:

$$a \cdot o \geq c$$

If this holds, mutex mode execution is preferable, otherwise the benefit of transaction mode execution outweighs its cost. Note that the analysis applies and a trade-off exists even if transactional execution incurs no overhead ( $o = 1$ ), e.g., through the use of specialized hardware.

All three factors are computed separately for each adaptive lock, since the decision on which mode to execute affects all critical sections of the lock. As we describe next, factors  $c$  and  $a$  are computed dynamically at all times. Factor  $o$  is also computed dynamically by sampling a subset of the executions—an approach that proved superior to off-line estimates in our measurements due to the high variance of  $o$  for different applications and locks.

To see the advantage of having a complete model for cost and benefit, consider, for instance, the adaptivity approach followed by Welc et al. [39]. Their technique converts a critical section to a transactional implementation as soon as *any* contention is observed, i.e., as soon as  $c$  is more than 1. This completely disregards the costs of transactional execution and results in obtaining good behavior only for transaction-friendly workloads.

---

<sup>1</sup>A few STM systems suffer no such overhead [5, 9, 21, 24], by translating transactions into lock acquisitions and releases in a way that guarantees deadlock-freedom (and, thus, the transaction never needs to retry). The performance of such “auto-locking” systems depends crucially on (non-modular) compiler analysis or program annotation. No representative of this approach has yet achieved the same level of performance as standard STMs (pessimistic or optimistic) in a general-purpose, fully automatic setting.

### 3 Implementation and Optimizations

We next describe our implementation of adaptive locks. The presentation is selective, emphasizing key components that expose the precise logic (e.g., behavior when an adaptive lock is in the process of switching modes) or reveal crucial elements for high performance.

#### 3.1 Compiler and Locking Mechanism

We have implemented adaptive locks in a conservative extension of the C language. Our compiler is based on the CIL infrastructure [29] for extensible C compilers. A special pragma at the function level is used to supply `atomic` annotations: the entire body of the function is then considered to be protected by the corresponding adaptive lock. The compiler translates each function body with atomic annotations into two different object code versions: a *raw version*, used for mutex mode execution and incurring no further overheads, and a *transactional version*, where all shared memory reads and writes become transactional memory operations for an underlying STM. We use TL2 [7], a high-performance STM library, as our back-end STM. Our implementation is freely available and represents one of the most mature open-source compiler infrastructures for STM experimentation. Other researchers can build on our compiler support for TM by modifying our CIL patterns to produce full compilers either for different TM constructs or for different back-end TM implementations.

Our implementation of adaptive locks replaces regular lock acquisition and release with versions that perform the adaptive reasoning. We use a standard pattern for high-performance synchronization: The adaptive lock’s state is packed in a memory word and we represent bit blocks as different pseudo-variables. The components of the state include the number of threads executing in transaction mode (`thrdInStmMode`), whether we are currently in mutex mode (`mutexMode`), whether the mutex lock is held (`lockHeld`), and whether we are currently in the process of switching modes (`transition`). The next state is then computed and updated atomically with a compare-and-swap (CAS) instruction. The thread spins, retrying the state update until the CAS succeeds, or until exceeding a number of tries, in which case it has to yield the CPU. These elements are illustrated precisely in the main workhorse of the lock acquisition process: the `acquire` routine, shown in Figure 1. (This code omits an optimization discussed in detail in Section 3.2.1.) The routine is called every time a thread attempts to acquire an adaptive lock. The return value indicates whether the adaptive lock was acquired in transaction mode (1) or mutex mode (0). The code is simple but introducing some conventions is helpful:

- The separate bit ranges of both the current state (`prev`) and the next state (`next`) are set through macros maintaining the naming convention. For instance, checking the `lockHeld` bit of the current state is done with the expression `lockHeld(prev)` whereas setting the same bit to 1 on the next state is done with the call `setLockHeld(next, 1)`.
- Atomic instructions are shown as routines in all capital letters. `INC`, `DEC`, and `CAS` are (directly or indirectly) calling atomic instructions. This will be important when we discuss performance optimizations.
- Each adaptive lock holds data for computing its adaptivity statistics. These data are not accessed directly in the code of Figure 1, with the exception of `lock->thrdBlocked`: a counter of threads blocked on the lock, if the lock is in mutex mode—adding `thrdInStmMode` yields the  $c$  factor from Section 2.2. For its adaptivity logic, the `acquire` routine calls `transactMode` which implements the cost-benefit analysis of Section 2.2 and returns whether or not the adaptive lock is more profitably executed in transaction mode.

```

int acquire(al_t* lock) {
    int spins = 0;
    int useTransact = 0;

    INC(lock->thdsBlocked);
    while (1) {
        intptr_t prev,next;
        prev = lock->state;
        if (transition(prev) == 0) {
            if ((useTransact = transactMode(lock,spins))) {
                if (lockHeld(prev) == 0) {
                    next = setMutexMode(prev,0);
                    next = setThrdsInStmMode(next,thrdsInStmMode(next)+1);
                    if (CAS(lock->state,prev,next) == prev) break;
                } else {
                    next = setMutexMode(prev,0);
                    next = setTransition(next,1);
                    CAS(lock->state,prev,next);
                }
            } else {
                if (lockHeld(prev) == 0 && thrdsInStmMode(prev) == 0) {
                    next = setMutexMode(prev,1);
                    next = setLockHeld(next,1);
                    if (CAS(lock->state,prev,next) == prev) break;
                } else if (mutexMode(prev) == 0) {
                    next = setMutexMode(prev,1);
                    next = setTransition(next,1);
                    CAS(lock->state,prev,next);
                }
            }
        } else {
            if (mutexMode(prev) == 0) {
                if (lockHeld(prev) == 0) {
                    useTransact = 1;
                    next = setThrdsInStmMode(prev,thrdsInStmMode(prev)+1);
                    next = setTransition(next,0);
                    if (CAS(lock->state,prev,next) == prev) break;
                }
            } else {
                if (lockHeld(prev) == 0 && thrdsInStmMode(prev) == 0) {
                    useTransact = 0;
                    next = setLockHeld(prev,1);
                    next = setTransition(next,0);
                    if (CAS(lock->state,prev,next) == prev) break;
                }
            }
        }
        if (spin_thrld < ++spins) Yield();
    } /* end while(1) */
    DEC(lock->thdsBlocked);
    return useTransact;
}

```

Figure 1: The main routine for adaptive lock acquisition. Returns an integer indicating whether the lock was acquired in mutex mode or transaction mode.

We can now see precisely the behavior of adaptive locks. If the lock is not already in a state of transition from one mode to the other then the cost-benefit analysis is performed to see what is the optimal execution mode. All possibilities end with an attempt to CAS into the next state of the lock. If the CAS succeeds, in most cases we are done, unless we are switching modes, in which case the CAS will just set the state to be in-transition, and will repeat the loop until the new state is set. (This is necessary for ensuring progress. Otherwise, threads that decide to acquire the adaptive lock in mutex mode might be waiting for all threads executing in transaction mode to finish. Yet new threads can keep acquiring the lock in transaction mode with no problem, thus causing the thread desiring to enter in mutex mode to wait forever.) A failed CAS results in retrying, up to a predefined threshold of times (`spin_thrld`) before yielding.

When the `acquire` routine returns to its caller (not shown), the adaptive lock is held in the appropriate mode, and the system only needs to execute the corresponding version of the critical section (raw or transactional), according to the return value. Transaction mode execution also maintains statistics for the cost-benefit analysis, namely to increment a counter for every transaction retry and commit.

## 3.2 Performance Optimizations

The base implementation of adaptive locks described in Section 3.1 can be elaborated with optimizations for maximal performance. We next describe two central optimizations of our implementation.

### 3.2.1 Reducing accuracy to avoid bottlenecks

Adaptive locks keep global statistics, necessary for computing quantities  $c$ ,  $a$ , and  $o$  of the adaptivity reasoning. Such statistics include the `lock->thdsBlocked` count, a count of transaction tries, and a count of transaction commits. Because these counts need to be updated by every thread's execution, they represent a global bottleneck for the performance of adaptive locks. Removing this bottleneck is crucial for performance. Indeed, a first reaction of concurrency experts has been that our approach cannot scale because of the global bottleneck of keeping shared statistics on blocked threads and transaction tries and commits.<sup>2</sup>

We address this problem by allowing small inaccuracies in our statistics gathering. The inaccuracies can only influence the performance of an adaptive lock (i.e., which mode it chooses) and not its correctness. For instance, quantity  $a$  of the adaptivity reasoning (the “actual contention”) is computed from counts of transaction tries and commits for the critical section. Although we make sure that these counts are not cached for long periods of time (by using `volatile` variables), we do not update the counts atomically. Instead, regular memory writes are performed and later instructions serve as memory barriers, forcing a shared memory update. This allows for races, including write-write races (i.e., an update being lost because a different thread overwrites it). In practical use, the sporadic inaccuracies in such statistics are not significant, especially since the counts of tries and commits are cumulative (although time-decayed).

Another instance of reducing bottlenecks at some expense on accuracy can be seen in the treatment of

---

<sup>2</sup>Cliff Click, personal communication.

the `lock->thdsBlocked` count. Figure 1 contained code of the following general structure:

```
int acquire(al_t* lock) {
    int spins = 0; ...
    INC(lock->thdsBlocked);
    while (1) {
        ... // try to acquire, break if successful
        if (spin_thrld < ++spins) Yield();
    }
    DEC(lock->thdsBlocked); ...
}
```

This code keeps track of the precise current number of threads blocked on the lock, i.e., threads that have attempted to acquire the lock but have not yet succeeded. Nevertheless, the code does this by introducing atomic instructions before and after spinning. These can interfere unnecessarily with other threads trying to acquire the lock. Furthermore, in the case of execution in transaction mode, these instructions are a no-op for all threads: All threads do an atomic increment, attempt to acquire the lock, succeed in acquiring it in transaction mode, and immediately perform an atomic decrement. (The threads are still accounted for while executing in transaction mode, as their presence in the critical section is reflected on variable `thrdInStmMode` of the state, which is updated with an atomic CAS instruction.) Thus, a first remedy is to eliminate the atomic increment and decrement, except in the case of real spinning. The structure of the code thus becomes:

```
int acquire(al_t* lock) {
    int spins = 0; ...
    while (1) {
        ... // try to acquire, break if successful
        if (spins == 0) INC(lock->thdsBlocked);
        if (spin_thrld < ++spins) Yield();
    }
    if (0 < spins) DEC(lock->thdsBlocked); ...
}
```

This reduces the cost of adaptive lock acquisition. For mutex mode, the acquisition cost is one atomic instruction (and one word of state as a bottleneck) for an uncontested lock. For transaction mode, there is no spinning. The cost of this approach is negligible: the optimized code has a slightly longer window of inaccuracy in the statistics, as spinning threads are not registered until they have spun once. (The original code also has a small race window: the thread is accounted for twice between the CAS and DEC.)

### 3.2.2 Sampling and approximating the transactional overhead

The transactional overhead factor,  $o$ , depends on the proportion of shared memory operations (which become transactional reads and writes) in a transaction's workload. For instance, transactions that work mostly with thread-local memory (including non-shared external resources) will not incur a heavy overhead for execution in an STM, in contrast to transactions that perform many shared memory operations. The relative mix of reads and writes also matters, depending on the specifics of the STM implementation. For instance, TL2 keeps the cost of reading shared memory low, and contains special handling for read-only transactions. For these reasons, the value of factor  $o$  varies widely between applications, as well as between different critical sections of the same application.

In our implementation, we perform a dynamic measurement of  $o$ , using architecture-specific instruction (or cycle, when available) counters. Thus, we can estimate  $o$  by measuring the execution time of a transaction, and dividing it by the execution time minus the time spent in the wrapper functions for transactional read/write memory operations (which closely approximates the time that would have been spent executing the critical section in lock mode). Getting good estimates for these times is costly, however. We found that sampling even the cheapest CPU performance counters can be prohibitive for transactions, which are typically quite brief. Furthermore, reading the values of performance counters on every TM read and write can disturb the behavior of the transaction, by prolonging it.

To keep our estimate of  $o$  precise yet inexpensive, we apply two optimizations. First, the measurement is not performed on every transactional execution, but only in specific sampling intervals (currently every 512 calls). Second, we do not measure precisely how much time is spent in handling transactional reads and writes. Instead, we just keep a count of the numbers of each operation and multiply these counts by a static estimate. This should be a sufficient approximation since the extra overhead of transactional reads and writes (e.g., to register the operation in a log, check version numbers, acquire or check locks, etc.) is constant-time for most, if not all, published STM systems.

The result of our dynamic estimation of the overhead factor is a mechanism that adapts very well to the characteristics of the application and critical section, while introducing negligible overhead, as we later show in our experiments (Section 5).

## 4 Semantic Considerations

The transaction and mutex modes of adaptive locks are not always equivalent. Although both mechanisms enforce isolation, mutex locks also have barrier semantics for both lock acquisition and release, ensuring that all preceding memory operations are visible to all threads. This can produce surprising results if the programmer uses adaptive locks with the expectation of getting the behavior of mutex locks. The main case of interest is that of *privatization patterns* [23, 35]. We discuss privatization and present a checkable criterion under which the execution of mutex and transaction modes is equivalent. The topic of the semantic differences between locks and transactions has been covered in significant detail in previous literature [2, 15, 25, 35, 37], which can be consulted for more thorough background than we can provide here.

Note that the idea of adaptive locks is orthogonal to such semantic differences. For instance, adaptive locks can employ a transactional memory system enforcing strong atomicity [35] or single-global-lock semantics [25], which would avoid all semantic differences with privatization patterns. Nevertheless, implementations of adaptive locks may opt to emphasize performance at the expense of mutex-like semantics, therefore the discussion of this section is highly pertinent. In particular, our current implementation of adaptive locks uses a TM that does exhibit semantic differences from mutex locks.

To see the semantic differences, consider the following privatization example, adapted from [35].

<i>Thread 1</i>	<i>Thread 2</i>
<pre>Item *item; atomic (listlock) {     item = removeFirst(list); } int r1 = item-&gt;val1; int r2 = item-&gt;val2; // Can r1 != r2?</pre>	<pre>atomic (listlock) {     if (!isEmpty(list)) {         Item *item = getFirst(list);         item-&gt;val1++;         item-&gt;val2++;     } }</pre>

Assume that the program wants to maintain the invariant `item->val1 == item->val2` throughout

the execution. If the critical sections are executed in mutex mode, the above code is correctly synchronized, with no race conditions, and the invariant is kept. The two accesses to the item values in thread 1 are safe because the item has been removed from the shared data structure (“privatized”) and therefore cannot be accessed by other threads—there is no way to observe intermediate states with a changed `val1` but not `val2`. This is not, however, necessarily the case when the critical sections are executed in transaction mode. For instance, consider our current implementation of adaptive locks, which uses TL2 [7] as its underlying TM system. TL2 uses a “deferred update” approach, where writes to memory are stored in a log. A transaction commits by first locking all the memory words written by the transaction, then validating all memory words read (by checking their “version numbers”) and finally copying the updated values from the log to the written words in shared memory. In this example, the two transactions do not write to the same words. Therefore, transaction 2 can commit “first” (i.e., validate its read of the first data structure item before transaction 1 updates it) yet, while it writes to shared memory the changes to `item->val1` and `item->val2`, transaction 1 can commit, removing `item` from the data structure while it is being updated.

One way to view the problem is that TL2 guarantees the serializability of transactions only for direct read-write and write-write conflicts, and not for indirect conflicts. In this example, the transactional system has no way of knowing that the writes to `item->val1` and `item->val2` can conflict with the read actions of Thread 1, since these are outside all transactions. In other cases, such conflicts would be races even in the mutex mode of execution of an adaptive lock. Nevertheless, privatization is a special case, as it ensures that the data structure element is not visible to any other thread.

This observation leads to a simple criterion for the equivalence of mutex mode and transaction mode execution of adaptive locks: *For each shared memory location there should be a lock, such that every access to the shared memory location occurs with the lock held.* Indeed, this is the standard *lockset* [34] well-formedness criterion for multi-threaded programs. The lockset heuristic has been used (in its pure form or with various refinements) as the basis of some of the best known race detectors and multi-threaded correctness checkers [11, 22, 34, 38]. We can check that a program respects the lockset correctness condition using any of these static or dynamic analyses. Note that this condition disallows our privatization example. If the program does respect the lockset criterion, then all possible (low-level) races are prevented by the TM system, as shared data are always accessed while holding an adaptive lock (i.e., inside a transaction, when in transaction mode). This guarantees the safety of transactional execution if mutex mode execution is safe.

## 5 Experimental Evaluation

To evaluate the effectiveness of adaptive locks, we performed experiments with an array of microbenchmarks (for testing boundary conditions) and macrobenchmarks. All measurements are medians of 3 runs on a Sun UltraSparc T2 (Niagara2) T5220 machine (8 cores with 8 threads each for a total of 64 hardware threads, at 1.2GHz; 32 GB RAM). We used GCC 4.0.4, and our implementation of adaptive locks uses version 0.9.4 of TL2, which is also the reference STM version we compare against in our plots.

### 5.1 Microbenchmarks

We stress-tested adaptive locks with microbenchmarks corresponding to standard mapping data structures: red-black trees, hash tables, and splay trees.

Red-black trees are the poster child microbenchmark for transactional memory systems. Mutex-based red-black tree solutions typically do not scale, as they use coarse-grained locking due to the very high complexity of coding a fine-grained red-black tree. TM approaches perform well because the data structure

has low actual contention (different operations can access different parts of the tree without conflicts) and can benefit from increased concurrency.

Splay trees, on the other hand, are pathologically bad for implementations that emphasize concurrency (such as TM) since every update to a part of the tree needs to change the root, which becomes a point of contention. Thus, the interesting question for splay trees is how to incur less overhead, rather than how to gain more concurrency. We use a single-lock splay tree in our experiments.

We experimented with two hash table implementations: one with coarse-grained locking (single lock per entire table) and one with fine-grained locking (one lock per table bucket). Naturally, there is no difference in the performance of TM in the two implementations, but mutex locks perform better in the latter.




Figure 2: Microbenchmarks: Data structures with different characteristics. *Higher is better*. Note that the fine-grained hash table plot includes the coarse-grained mutex performance for reference.

Our results are shown in Figure 2—note that these are throughput plots, so higher numbers are better. As can be seen, none of the benchmarks scales perfectly to 64 threads, largely because our hardware is not a full 64-way machine, but has 8 separate cores with 8 hardware threads each.

Adaptive locks succeed in closely tracking the performance of the better of the two component mech-




Figure 3: Microbenchmarks without optimization: Adaptive locks would be unscalable in transaction mode. Compare to Figure 2. (*Higher is better.*)

anisms for each benchmark. This means that adaptive locks soundly outperform either of the component mechanisms on its own. Statistically, over all microbenchmarks and all thread configurations, adaptive locks are on average 47% faster than mutexes (min: -16%, max: 433%) and 176% faster than transactions (min: -26%, max: 837%). (This should only be viewed as a summary of the figure data, as the average does not map to a real-world quantity.) For red-black trees and coarse-grained hash tables, adaptive locks imitate a mutex lock for low degrees of parallelism (1-2 threads) and a TM for more threads, outperforming the mutex-based implementation. For splay trees, adaptive locks precisely match the performance of a plain mutex lock, outperforming the STM implementation. For fine-grained hash tables, adaptive locks emulate mutexes, yielding better performance than TM for few threads and identical performance for more threads. The stress-testing reveals small overheads in our adaptive locks, compared to a plain STM approach (see the difference between TM and adaptive locks in the red-black tree plot). This is due to the cost of the adaptivity logic, as discussed in Section 3.2.1. We observed such overheads only in stress-testing scenarios but not in more realistic settings, so we have not emphasized removing the last bit of overhead. Compared to mutex locks, our adaptive locks implementation has no measurable overhead, as seen in the splay tree benchmark.

The microbenchmarks also help illustrate the effectiveness of our optimizations described in Section 3.2.1. With the unoptimized version of adaptive lock acquisition (code in Figure 1) the performance of adaptive locks drops drastically, as the counter of spinning threads becomes a bottleneck even when in transaction mode. The result is shown in Figure 3 for the red-black tree and hash table benchmark. Comparing with Figure 2 makes evident the value of the optimization. This also underscores the effectiveness of our adaptive locks: The challenge that our implementation meets is to provide a mechanism that is sophisticated enough to closely emulate the behavior of mutexes or transactions, without imposing undue overhead over these high-performance mechanisms.

## 5.2 Macrobenchmarks

For larger benchmarks of adaptive locks, we used the STAMP (Stanford Transactional Applications for Multi-Processing) benchmark suite [26], version 0.9.7. STAMP comprises 5 applications: *bayes* (a bayesian network learning program), *genome* (a gene sequencing program), *kmeans* (an implementation of K-means

clustering), *labyrinth* (a maze routing program) and *vacation* (a client/server travel reservation system). All STAMP applications are written to employ a TM system explicitly. That is, the code contains explicit STM primitives (of the TL2 STM) for beginning a transaction, transactionally reading/writing a word from/to shared memory, committing a transaction, etc. As discussed in Section 3, our adaptive lock compiler supports a higher-level programming interface: all shared memory operations become implicitly transactional loads/stores when executing in transaction mode. Therefore, the STAMP applications needed careful manual modification to ensure that the output of our compiler reflects the original hand-written code, and to introduce locking annotations in the code. Our goal was to add only very coarse-grained locking, equivalent to what a programmer would be able to add with minimal effort and sophistication. Indeed, for four out of the five STAMP benchmarks (bayes, genome, labyrinth, vacation) we only introduced trivial locking: only a single global lock exists for the entire application. For kmeans, 3 separate locks were introduced, with a very localized code change (the critical sections for all 3 locks exist in a single file and in adjacent routines).

The performance of adaptive locks for the STAMP benchmarks is illustrated in Figure 4. (The graphs plot execution times, so lower is better.) For a statistical summary, over all STAMP benchmarks and all thread configurations, adaptive locks are on average 166% faster than mutexes (min: -27%, max: 1021%) and 82% faster than TM (min: -35%, max: 660%).

Adaptive locks track very closely, and even outperform the better of the two component mechanisms over all applications. For labyrinth, adaptive locks imitate TM behavior and vastly outperform mutex locks for all thread configurations. For kmeans, adaptive locks imitate mutexes and outperform the TL2 STM for all thread configurations. The behavior of bayes is unstable by its nature, but adaptive locks consistently perform well for 4 or more threads. More interesting behavior can be seen for genome and vacation, where adaptive locks emulate mutexes for best performance with a low number of threads, while executing in transactional mode and perfectly matching the performance of plain TL2 for higher numbers of threads. Occasionally, adaptivity is profitable even in the course of the same execution. For instance, for genome and a 2-4 thread configuration, the adaptive lock version of the program is in mutex mode for the first part of the execution and in transaction mode for the last part, outperforming both mutexes and transactions alone.

Overall, the performance of adaptive locks for STAMP benchmarks validates the approach very well. Our use of only coarse-grained adaptive locking illustrates the intended usage mode of the mechanism. Adaptive locks simplify the multi-threaded programming model, by allowing the programmer to write coarse-grained annotations and achieve easy multi-threaded correctness. The convenience comes without sacrificing concurrent performance: The adaptivity mechanism can detect when coarse-grained locking is too conservative and recover concurrency (as if using fine-grained locks) by executing in transaction mode.

## 6 Related Work

We discussed directly related work throughout the previous sections. Here we outline some work that is less directly related, yet offers context for our work, or explores closely related directions in different settings.

Transactions originated in the databases research literature [14] before they transitioned to general-purpose programming in the form of transactional memory [20]. Although the principles are similar, the challenges in the two domains are quite distinct. For instance, TM has to allow for arbitrary memory accesses and, thus, cannot generally predict all locks that need to be acquired. Furthermore, the granularity of access is finer in TM, creating very different trade-offs for high-performance implementations.

In the database world, our adaptive locks might be described as a mechanism adapting between *optimistic concurrency control* and *pessimistic concurrency control*. The term “optimistic” refers to allowing transactions to proceed in the hope that they will not conflict, while installing mechanisms to detect such




Figure 4: STAMP benchmarks, for varying numbers of threads. *Lower is better.*

conflicts. The term “pessimistic” refers to acquiring locks up front, so that any transactions that have the possibility of conflict end up serializing. Database researchers have explored combinations of optimistic and pessimistic concurrency control, and so have researchers in automatic parallelization [8, 33]. The options are sometimes said to be akin to “apologizing versus asking permission” [19]. The mutex mode of our adaptive locks is an ultra-pessimistic mechanism, as it forces all transactions to “ask permission” up front. Receiving permission means that the transaction can proceed and will successfully complete: it has effectively “reserved” the right to perform its memory operations.

In the TM literature, the terms “optimistic” and “pessimistic” typically have a more nuanced meaning, however. “Pessimistic” refers to acquiring locks before accessing shared memory data, but these locks can be at the memory word granularity. Thus, only individual memory operations and not entire transactions “ask permission”. Therefore, pessimistic TM can be best viewed as an implementation choice for TM and is otherwise not semantically different from optimistic TM. For instance, transactions in pessimistic TM implementations (e.g., [10, 30]) can still roll-back and retry: this is necessary to guarantee the absence of deadlock. Our adaptive locks are not a hybrid optimistic-pessimistic mechanism in this sense.

Our exploration of adaptive locks is in the context of a pure software implementation. An important trend is to provide hardware support for TM [6, 12, 27, 28, 32]. With hardware support, the performance trade-offs change—e.g., the transactional overhead of loads and stores may be virtually eliminated. Yet the idea of adaptive locks should be quite applicable to hardware TMs: even with no overhead for TM execution, it will be beneficial to adaptively detect when transactions have high actual contention and mutual exclusion would be profitable. Furthermore, most hardware support for TM employs a hybrid software-hardware approach. For instance, transactions that access shared data in excess of a pre-set amount, will need to be implemented in software, making our approach perfectly applicable. Finally, many of the ideas of this paper can be employed in hardware mechanisms such as speculative lock elision [31] or optimistic thread concurrency [12], which (essentially) attempt to execute critical sections transactionally.

## 7 Conclusions

We presented the idea of *adaptive locks* as a concurrency control construct for multi-threaded programming. A major contribution of our work is in identifying the statistics needed for an effective cost-benefit adaptivity analysis and in developing mechanisms for maintaining such statistics highly efficiently. Overall, we believe that our work establishes adaptive locks as an excellent candidate for inclusion in industrial-strength compilers and runtime systems, if not hardware implementations.

## References

- [1] J. Armstrong, R. Virding, C. Wikström, and M. Williams. *Concurrent Programming in ERLANG, second edition*. Prentice Hall, 1996.
- [2] C. Blundell, E. C. Lewis, and M. M. Martin. Subtleties of transactional memory atomicity semantics. *IEEE Comput. Archit. Lett.*, 5(2):17, 2006.
- [3] C. Blundell, E. C. Lewis, and M. M. K. Martin. Unrestricted transactional memory: Supporting I/O and system calls within transactions. Technical Report CIS-06-09, Department of Computer and Information Science, University of Pennsylvania, 2006.
- [4] B. D. Carlstrom, J. Chung, H. Chafi, A. McDonald, C. Cao Minh, L. Hammond, C. Kozyrakis, and K. and Olukotun. Transactional execution of java programs. In *OOPSLA 2005 Workshop on Synchronization and Concurrency in Object-Oriented Languages (SCOOL)*. 2005.

- [5] S. Cherem, T. Chilimbi, and S. Gulwani. Inferring locks for atomic sections. In *SIGPLAN Conference on Programming Language Design and Implementation (PLDI)*, 2008.
- [6] W. Chuang, S. Narayanasamy, G. Venkatesh, J. Sampson, M. V. Biesbrouck, G. Pokam, B. Calder, and O. Colavin. Unbounded page-based transactional memory. In *ASPLOS-XII: Proc. 12th Int. conf. on Architectural Support for Programming Languages and Operating Systems*, 2006.
- [7] D. Dice, O. Shalev, and N. Shavit. Transactional locking II. In *Distributed Computing, 20th International Symposium (DISC)*, 2006.
- [8] P. C. Diniz and M. C. Rinard. Dynamic feedback: An effective technique for adaptive computing. In *SIGPLAN Conference on Programming Language Design and Implementation (PLDI)*, 1997.
- [9] M. Emmi, J. S. Fischer, R. Jhala, and R. Majumdar. Lock allocation. In *POPL '07: Proc. 34th symposium on Principles of Programming Languages*, 2007.
- [10] R. Ennals. Software transactional memory should not be lock free. Technical Report IRC-TR-06-052, Intel Research Cambridge, 2006. Available from <http://berkeley.intel-research.net/rennals/>.
- [11] C. Flanagan and S. N. Freund. Atomizer: A dynamic atomicity checker for multithreaded programs. *Sci. Comput. Program.*, 71(2):89–109, 2008.
- [12] B. Goetz. Optimistic Thread Concurrency. [http://www.azulsystems.com/products/whitepaper/wp\\_otc.pdf](http://www.azulsystems.com/products/whitepaper/wp_otc.pdf), 2006.
- [13] M. I. Gordon, W. Thies, and S. Amarasinghe. Exploiting coarse-grained task, data, and pipeline parallelism in stream programs. In *ASPLOS-XII: Proceedings of the 12th international conference on Architectural support for programming languages and operating systems*, 2006.
- [14] J. Gray and A. Reuter. *Transaction Processing: Concepts and Techniques*. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 1992.
- [15] D. Grossman, J. Manson, and W. Pugh. What do high-level memory models mean for transactions? In *ACM SIGPLAN Workshop on Memory Systems Performance and Correctness (MSPC)*, 2006.
- [16] T. Harris. Exceptions and side-effects in atomic blocks. *Science of Computer Programming*, 58(3):325–343, 2005.
- [17] T. Harris and K. Fraser. Language support for lightweight transactions. In *OOPSLA '03: Proc. 18th conf. on Object-oriented Programing, Systems, Languages, and Applications*, 2003.
- [18] T. Harris, M. Herlihy, S. Marlow, and S. Peyton-Jones. Composable memory transactions. In *Proc. Symposium on Principles and Practice of Parallel Programming*, 2005.
- [19] M. Herlihy. Apologizing versus asking permission: Optimistic concurrency control for abstract data types. *ACM Trans. Database Syst.*, 15(1):96–124, 1990.
- [20] M. Herlihy and J. E. B. Moss. Transactional memory: Architectural support for lock-free data structures. In *Proceedings of the 20th Annual International Symposium on Computer Architecture*. 1993.
- [21] M. Hicks, J. S. Foster, and P. Prattikakis. Lock inference for atomic sections. In *Proceedings of the First ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing*. 2006.
- [22] B. Krena, Z. Letko, R. Tzoref, S. Ur, and T. Vojnar. Healing data races on-the-fly. In *PADTAD '07: Proceedings of the 2007 ACM workshop on Parallel and distributed systems: testing and debugging*, 2007.
- [23] J. R. Larus and R. Rajwar. *Transactional Memory*. Morgan & Claypool, 2007.
- [24] B. McCloskey, F. Zhou, D. Gay, and E. Brewer. Autolocker: Synchronization inference for atomic sections. In *POPL '06: Proc. 33rd symposium on Principles of Programming Languages*, 2006.
- [25] V. Menon, S. Balensiefer, T. Shpeisman, A.-R. Adl-Tabatabai, R. L. Hudson, B. Saha, and A. Welc. Single global lock semantics in a weakly atomic STM. In *3rd workshop of Transactional Computing (TRANSACT)*, 2008.
- [26] C. C. Minh, J. Chung, C. Kozyrakis, and K. Olukotun. STAMP: Stanford transactional applications for multi-processing. In *IISWC '08: Proc. IEEE International Symposium on Workload Characterization*, 2008.

- [27] C. C. Minh, M. Trautmann, J. Chung, A. McDonald, N. Bronson, J. Casper, C. Kozyrakis, and K. Olukotun. An effective hybrid transactional memory system with strong isolation guarantees. In *ISCA '07: Proceedings of the 34th Annual International Symposium on Computer architecture*, 2007.
- [28] M. J. Moravan, J. Bobba, K. E. Moore, L. Yen, M. D. Hill, B. Liblit, M. M. Swift, and D. A. Wood. Supporting nested transactional memory in logTM. In *ASPLOS-XII: Proceedings of the 12th international conference on Architectural support for programming languages and operating systems*, 2006.
- [29] G. C. Necula, S. McPeak, S. P. Rahul, and W. Weimer. CIL: Intermediate language and tools for analysis and transformation of C programs. In *CC '02: Proc. 11th Int. Conf. on Compiler Construction*, 2002.
- [30] Y. Ni, V. Menon, A.-R. Adl-Tabatabai, A. L. Hosking, R. L. Hudson, J. E. B. Moss, B. Saha, and T. Shpeisman. Open nesting in software transactional memory. In *Proc. symposium on Principles and Practice of Parallel Processing*, 2007.
- [31] R. Rajwar and J. Goodman. Speculative lock elision: Enabling highly concurrent multithreaded execution. *34th International Symposium on Microarchitecture, December*, 00:294, 2001.
- [32] R. Rajwar, M. Herlihy, and K. Lai. Virtualizing transactional memory. In *ISCA '05: Proceedings of the 32nd Annual International Symposium on Computer Architecture*, 2005.
- [33] M. C. Rinard. Effective fine-grain synchronization for automatically parallelized programs using optimistic synchronization primitives. *ACM Transactions on Computer Systems*, 17(4):337–371, 1999.
- [34] S. Savage, M. Burrows, G. Nelson, P. Sobalvarro, and T. Anderson. Eraser: a dynamic data race detector for multi-threaded programs. In *SOSP '97: Proc. 16th Symposium on Operating Systems Principles*, 1997.
- [35] T. Shpeisman, V. Menon, A.-R. Adl-Tabatabai, S. Balensiefer, D. Grossman, R. L. Hudson, K. F. Moore, and B. Saha. Enforcing isolation and ordering in STM. In *PLDI '07: Proceedings of the 2007 ACM SIGPLAN Conference on Programming Language Design Implementation*, 2007.
- [36] Y. Smaragdakis, A. Kay, R. Behrends, and M. Young. Transactions with isolation and cooperation. In *ACM Symposium on Object Oriented Programming: Systems, Languages, and Applications (OOPSLA)*, 2007.
- [37] Y. Smaragdakis, A. Kay, R. Behrends, and M. Young. General and efficient locking without blocking. In *ACM SIGPLAN Workshop on Memory Systems Performance and Correctness (MSPC)*, 2008.
- [38] C. von Praun and T. R. Gross. Object race detection. In *OOPSLA '01: Proceedings of the 16th ACM SIGPLAN conference on Object oriented programming, systems, languages, and applications*, 2001.
- [39] A. Welc, A. L. Hosking, and S. Jagannathan. Transparently reconciling transactions with locking for java synchronization. In *European Conference on Object-Oriented Programming*, 2006.