Assignment Overview

This assignment develops familiarity with the instruction set architecture of the ARM microprocessor.

It is worth 30 points (3% of course grade) and must be completed no later than 11:59 PM on Thursday, 12/7.

Assignment Deliverables

The deliverables for this assignment are the following files:

- `proj12.makefile` – the makefile which produces "proj12"
- `proj12.support.c` – the source code for your support module
- `proj12.driver.c` – the source code for your driver module

Be sure to use the specified file names and to submit them for grading via the CSE handin system.

Assignment Specifications

The program will simulate some of the actions taken during the fetch-execute cycle for the ARM microprocessor.

1. You will develop a support module which calculates the value which should be used to update the PC register at the end of the execute stage in the fetch-execute cycle. The interface to the support module is through function "update", which is declared as follows:

   ```c
   unsigned update(unsigned PC, unsigned IR, unsigned CPSR);
   ```

   The first argument is the current contents of the PC register, the second argument is the current contents of the IR register, and the third argument is the current contents of the CPSR register.

   Based on that machine language instruction in the IR register, function "update" will compute and return the next value of the PC. The value zero will be returned for illegal machine language instructions.

   The support module will consist of function "update" and any additional helper functions which you choose to implement. The support module will not perform any input or output operations. For example, the functions in the support module will not call function "scanf" or function "printf".

2. You will develop a driver module to test your implementation of the support module. The driver module will consist of function "main" and any additional helper functions which you choose to implement. All output will be appropriately labeled.

   Your driver module may not be written as an interactive program, where the user supplies input in response to prompts. Instead, your test cases will be included in the source code as literal constants.

Assignment Notes

1. Your driver module and your support module must be in separate source code files.

2. Your source code must be translated by "gcc", which is a C compiler and accepts C source statements.
3. You must supply a "makefile" (named "proj12.makefile"), and that makefile must produce an executable program named "proj12".

4. Note that the functions in your support module cannot perform any input or output operations. All communication between the driver module and the support module will be done via the three arguments to function "update".

5. This project will focus on a subset of the ARM machine language instructions. Bits 27:26 of the IR identify the category to which a machine language instruction belongs:

   00  Data Processing
   01  Data Movement
   10  Branch

6. The following describes the format and actions performed by Branch instructions.

   Bits 31:28  cond (condition field)
   Bits 27:26  10
   Bits 25:24  1L (L is 0 for B, L is 1 for BL)
   Bits 23:0   simm24 (signed immediate 24-bit value)

   When the condition field indicates that the branch should be taken, the following computation is used:

   \[ PC + \text{sign}_\text{extend}(\text{simm24} \ll 2) \rightarrow PC \]

   Otherwise, the default computation for all instructions is used:

   \[ PC + 4 \rightarrow PC \]

7. The following table lists the condition field entries.

<table>
<thead>
<tr>
<th>cond</th>
<th>meaning</th>
<th>NECV state</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>equal</td>
<td>Z set</td>
</tr>
<tr>
<td>0001</td>
<td>not equal</td>
<td>Z clear</td>
</tr>
<tr>
<td>0010</td>
<td>carry</td>
<td>C set</td>
</tr>
<tr>
<td>0011</td>
<td>not carry</td>
<td>C clear</td>
</tr>
<tr>
<td>0100</td>
<td>negative</td>
<td>N set</td>
</tr>
<tr>
<td>0101</td>
<td>not negative</td>
<td>N clear</td>
</tr>
<tr>
<td>0110</td>
<td>overflow</td>
<td>V set</td>
</tr>
<tr>
<td>0111</td>
<td>not overflow</td>
<td>V clear</td>
</tr>
<tr>
<td>1000</td>
<td>unsigned greater than</td>
<td>C set and Z clear</td>
</tr>
<tr>
<td>1001</td>
<td>unsigned less than or equal to</td>
<td>C clear or Z set</td>
</tr>
<tr>
<td>1010</td>
<td>signed greater than or equal to</td>
<td>N == V</td>
</tr>
<tr>
<td>1011</td>
<td>signed less than</td>
<td>N != V</td>
</tr>
<tr>
<td>1100</td>
<td>signed greater than</td>
<td>Z clear and N == V</td>
</tr>
<tr>
<td>1101</td>
<td>signed less than or equal to</td>
<td>Z set or N != V</td>
</tr>
<tr>
<td>1110</td>
<td>always</td>
<td>irrelevant</td>
</tr>
</tbody>
</table>

8. Machine language instructions which do not meet the criteria given above are to be processed as illegal instructions.